JPH0127612B2 - - Google Patents
Info
- Publication number
- JPH0127612B2 JPH0127612B2 JP1565580A JP1565580A JPH0127612B2 JP H0127612 B2 JPH0127612 B2 JP H0127612B2 JP 1565580 A JP1565580 A JP 1565580A JP 1565580 A JP1565580 A JP 1565580A JP H0127612 B2 JPH0127612 B2 JP H0127612B2
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- mos transistor
- circuit
- whose gate
- transistor whose
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 description 17
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000002195 synergetic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
- H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1565580A JPS56112125A (en) | 1980-02-12 | 1980-02-12 | Logical circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1565580A JPS56112125A (en) | 1980-02-12 | 1980-02-12 | Logical circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56112125A JPS56112125A (en) | 1981-09-04 |
JPH0127612B2 true JPH0127612B2 (en]) | 1989-05-30 |
Family
ID=11894730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1565580A Granted JPS56112125A (en) | 1980-02-12 | 1980-02-12 | Logical circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56112125A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4451922A (en) * | 1981-12-21 | 1984-05-29 | Ibm Corporation | Transmission logic parity circuit |
JPS62293426A (ja) * | 1986-06-12 | 1987-12-21 | Matsushita Electric Ind Co Ltd | 一致検出回路 |
-
1980
- 1980-02-12 JP JP1565580A patent/JPS56112125A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56112125A (en) | 1981-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5224065A (en) | Arithmetic operation unit having bit inversion function | |
US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
US5095230A (en) | Data output circuit of semiconductor device | |
US6094067A (en) | Output buffer circuit | |
JPH01166128A (ja) | キャリィルックアヘッド回路 | |
JPH0127612B2 (en]) | ||
US5250855A (en) | Fast logic circuits | |
JPS58209225A (ja) | 3ステ−ト出力回路 | |
US4891534A (en) | Circuit for comparing magnitudes of binary signals | |
JPS5936426A (ja) | 3ステ−ト出力回路 | |
JP2546398B2 (ja) | レベル変換回路 | |
JP2595074B2 (ja) | 半導体集積回路装置 | |
JP2903885B2 (ja) | Cmos出力バッファ回路 | |
KR940000267B1 (ko) | 직렬 비교기 집적회로 | |
JPH05206831A (ja) | Cmos出力バッファ回路 | |
JPH0431630Y2 (en]) | ||
JP2674910B2 (ja) | スリーステートバッファ回路 | |
JP3022695B2 (ja) | バスドライバ回路 | |
JPS61293016A (ja) | 遅延回路 | |
JPS61276419A (ja) | 半導体集積回路 | |
JPS63169120A (ja) | 集積回路の入出力バツフア回路 | |
JPH0537345A (ja) | 半導体出力バツフア回路 | |
JPH0377537B2 (en]) | ||
JPH04145719A (ja) | 3値出力回路 | |
JPH0683051B2 (ja) | 出力回路 |